CD74HCT373E

The CD74HCT373E is an octal CMOS Transparent D Latch with 3-state outputs. When the LE input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs. A buffered OE\ input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components. OE\ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pull-up resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.

• Balanced propagation delays and transition times
• Standard outputs drive up to 10 LS-TTL loads
• Significant power reduction compared to LS-TTL logic ICs
• Inputs are TTL-voltage compatible

Applikationer

Communications & Networking